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Abstract— Current trends in automotive industry impose as 
main drivers the improvement of the efficiency and the 
miniaturization of the electronic systems. New technologies for 
passives enable the integration of inductor based power 
converter together with the load in a single chip. Due to the 
complexity of the system and various constraints, multi-variable 
optimization needs to be employed. This study presents an 
energy-based piece-wise linear model for switches losses 
estimation for 40 nm automotive approved semiconductor 
technology used for implementation of PwrSoC buck converter 
system. The model, based on discrete number of calculations 
performed with Spice simulations, is presented in detail in this 
study and it is validated experimentally. 
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I. INTRODUCTION 
Current trends in automotive industry [1] show significant 
increase of car electronics, shifting the functionality form 
mechanical to electrical systems. According to this study, 
during the period 1993-2008, vehicle production has increased 
by 44%, while the automotive electronic content has grown by 
155% and the semiconductor content by 325%. These growing 
trends impose efficiency and miniaturization as main drivers 
for power supply system due to the mass and C02 reduction. 
On the other hand, different studies of the trends in power 
electronics [2]-[6] show that significant effort is invested in 
integration and miniaturization of the power system. Special 
effort is given to the implementation of the passives [7]-[11] 
and improvement of the semiconductor design and models for 
losses estimation [12]-[16]. 
Having in mind these trends, the work presented in this 
paper is part of a project that proposes a fully integrated 
solution for an automotive power supply chain from the battery 
to the microcontroller. The system, presented in Fig. 1, is 
composed of the power converter and a load. The power 
converter can be implemented as a single stage solution or 
multistage, adapting the semiconductor technology depending 
on the selected solution. In order to optimize the power 
converter a multi-variable optimization needs to be employed. 
Further, to reduce the computational effort of the optimization, 
analytical models, implemented in the algorithm, need to have 
small computational cost and to have relatively good accuracy. 
Independently of the topology considered as the possible 
solution, losses estimation of the passives as well of the power 
switches is crucial part of the algorithm. 
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Figure 1: PwrSoC System implementation. 
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Figure 2: Single Phase Buck converter. 
In this paper, the energy-based analytical model for 
switches losses estimation is presented. The model is based on 
discrete number of accurate calculations performed with Spice 
simulations for each losses component of the switch. Using 
those calculations, interpolated piece-wise linear functions are 
constructed allowing the estimation of the losses for all points 
which are belonging to the input domain of the model. In the 
first part of the paper, the analysis of power-switch losses 
components is presented on a buck converter example followed 
by the second part where the methods how to measure them are 
presented. The third part is dedicated to Energy-based model. 
Finally, the fourth part shows the validation of the model on 
the single-phase buck converter with lossless passives in 
various operation conditions. 
II. BUCK CONCVERTER SWITCHING LOSSES 
For the buck converter, shown in Fig. 2, where the high-
side switch is implemented with PMOS and the low-side with 
NMOS, corresponding current waveforms in CCM are 
presented in Fig. 3. The losses of this switching structure can 
be divided in conduction losses and switching losses. The 
conduction losses are proportional to the on-resistance and the 
square value of the RMS currents. Assuming that for a given 
application and semiconductor technology, an input voltage, 
VIN, and minimal lengths of both PMOS and NMOS are 
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Figure 3: Buck converter currents: inductor current /L (blue), PMOS 
current ¿PMOS (red) and NMOS current ¿NMOS (green) 
selected, the on-resistances depend on the widths of the 
MOSFETs (wP and wN), applied gate-to-source voltages (VGSP 
and VGSN) and the average currents during the conduction time 
which are equal, for the case of CCM, to the average inductor 
current iL. Having this into account, the conduction losses can 
be calculated using equations presented in Table I, where 
RPMOS and RNMOS are on-resistance calculation functions of 
PMOS and NMOS, respectively, and IPmoSRMs and INmOSRMs are 
PMOS and NMOS RMS currents. 
Further, switching losses can be calculated by firstly 
estimating the energy loss. For the PMOS switch, since it is 
operating with hard switching, the switching losses can be 
divided into driving, turn-on and turn-off losses. The turn-on 
energy loss occurs at the beginning of the cycle and it depends 
on instantaneous inductor current I0, the width of the PMOS wP 
and input voltage. As stated before, since the input voltage is 
fixed, it can be omitted into the model, thus degrading the 
dependence to only two variables (wP and I0). Similarly, the 
turn-off energy loss, which occurs at the end of the on-time, 
also depends on instantaneous inductor current /; and the width 
of the PMOS wP, assuming that the input voltage has been 
incorporated into the model. The final component of the PMOS 
switching losses is the driving loss which is occurring at the 
beginning of the cycle. The driving energy loss can be 
estimated as the product of the charge needed to turn-on the 
device and the driving voltage. Once again, the needed charge 
is depending on the width wP, instantaneous current I0 and the 
driving voltage VGSP. 
On the other hand, since the low-side NMOS is operating 
with ZVS, the switching losses can be divided into the driving 
loss, the body-diode conduction losses and the reverse-
recovery of the body-diode. Similarly as for the PMOS, the 
driving energy loss, which is occurring at time instance DTSW, 
can be calculated as a product of the charge and the driving 
voltage VGSN. The charge is dependent on the width wN, 
instantaneous current I¡ and the driving voltage VGSK The 
energy losses of the body-diode conduction are occurring at the 
beginning of the cycle as well at the time instance DTSW, and 
they can be calculated as a product of the voltage drop of the 
diode, instantaneous currents (I0 and /;) and the duration of the 
dead times (4iad_N2P and idead_P2N)- The voltage drop is 
TABLE I. CALCULATION OF SEMICONDUCTOR LOSSES 
Losses 
component 
PpMOS_Cond 
PpMOSturnon 
PpMOS_turn_off 
PpMOS_gate 
PNMOS_Cond 
PNMOS_gate 
PNMOS_rev_rec 
PNdiode_N2P 
PNdiode_P2N 
Time 
instance 
-
0, (Tsw) 
DTSW 
0, (Tsw) 
-
DTSW 
0, (Tsw) 
0, (Tsw) 
DTsw 
Equation 
-KpMOS (Wp, VGSP, I£) ' IpmosRMS 
£pMOSturn-on(Wi>, I¿) ' fsw 
£pMOSturn-off(Wp, Ij) * fsw 
QPMOS(VGSP, Wp, Io) ' VQSP ' fsw 
- I S T M O S ( % VGSN, II ) ' iNmosRMS 
QNMOS(VGSN, % Ii) ' VQSN 'fsw 
^Nrev-recCWiV, I¿) ' fsw 
IQ ' V D - N M O S ( % I¿) ' fsw ' ?dead_N2P 
IJ ' V D - N M O S ( % II) 'fsw' ?dead_P2N 
proportional to the corresponding currents and the width of 
NMOS. Characterizing all the functions of the model, the total 
losses can be calculated using equations presented in Table I. 
III. ENERGY LOSSES CALCULATIONS 
As mentioned before, the energy-based model, presented in 
this paper, is built using discrete number of calculations for 
each energy loss component obtained from Cadence® 
software. The computations are performed by sweeping the 
variables of the measured function (w and / and vGS, if needed). 
In Fig. 4 circuits which are used to characterize MOSFETs are 
presented. The circuit in Fig. 4a) is used to compute on-
resistance of the PMOS. The sweeps of the MOSFET width 
vcp[n], load current ILOADWH and gate to source voltage vGs[m], 
are performed. Finally, by measuring source to drain voltage 
drop VSD, the on resistance is calculated and the dependence 
^PMOS (wp[n], FGS[m], ILOAD\^\) is obtained. Similarly, the 
circuit in Fig. 4b) is used to obtain the on-resistance of the 
NMOS, obtaining ÍÍNMOS (%W, ^ [ m ] , ILOAD\^\)- The circuit 
in Fig. 4c) is used to measure NMOS body-diode voltage drop. 
The sweep of the MOSFET width i^jn] and load current 
4O4DM is performed, while the gate is connected to the source 
via small resistance RG, which is emulating driver output 
resistance. Finally, the dependence VD_NMOS (wjv[n], ILOADWH) is 
obtained. 
Using circuits from Fig. 4a-c the static characteristics are 
obtained. On the other hand, the circuits from Fig. 4d-f are 
used to obtain the dynamic characteristics. To perform the 
Spice calculations, the driver is modeled as current source 
injecting a constant current during the transient. The circuit in 
Fig. 4d) is used to calculate both turn-on and turn-off energy 
loss and gate charge. The turn-on energy loss calculation and 
gate-charge calculation are presented in Fig. 5 for the load 
current of 280 mA, PMOS width of 8mm and 5 V input 
voltage VIN. A single switch action is performed. Initially, the 
PMOS is turned-off and the ideal diode is carrying the load 
current while the PMOS is blocking the input voltage. At the 
time instant to, driver current saturates to maximal value IDR 
(80mA for presented case) and gate-to-source voltage vGS starts 
to decrease. When the PMOS current iSD reaches the load 
current, source-to-drain voltage vSD starts to reduce up to the 
voltage drop defined with the product of on resistance and the 
load current at moment t.. On the other hand, gate to source 
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Figure 4: Orcuits for characterizing MOSFETs: a) PMOS on resistance, 
«puros (wP, VGSP, ILOAD), b) NMOS on resistance, Rmnoa (WN, VGSN , ILOAD), 
c) NMOS body-diode voltage drop, VD NMOS (WN, ILOAD), it) PMOS turn-on, 
£pMostwn-onOvp, ILOAD), and turn-off, ¿kiostwn-onOvp, ILOAD), energy loss and 
driving gate charge, QmodVasp, Wp, ILOAD), e) NMOS driving gate 
charge, QtmodVcm, wN, ILOAD), and/) NMOS body-diode reverse 
recovery energy loss, En„^„¿wN, ILOAD)-
voltage continues to decrease up to the targeted value VGSP 
which it reaches at time instance t2. The product of the PMOS 
current iSD and source-to-drain voltage vSD is instantaneous 
power loss pSD. Integrating the power loss pSD from to to t1; 
turn-on energy loss is calculated for a given PMOS width and 
instantaneous current and EFUOStuni.on(wp[n], ILOADM) energy 
dependence is obtained. Similarly, integrating the gate current 
iG from 0 to 12, the gate charge gPM0S(FGS[m], wP[n], 40j4D[k]) 
dependence is obtained for the same PMOS width and the load 
current ILOAD and driving voltage VGSP- In a similar manner, 
using the same circuit, the turn-off energy characteristic 
£pMostum-off(wp[n], ILOAD[k\) is calculated. Further, using the 
circuit in Fig. 4e), the NMOS gate-charge dependence is 
obtained. Initially, the NMOS is turned off and the body-diode 
carries the entire load current. Once again, the gate current is 
saturated at it maximal value IG at moment t0 and the gate to 
source voltage starts to increase. Since the NMOS is turned-on 
with small drain to source voltage (determined by body-diode 
voltage drop), it can be assumed that the switching is nearly 
lossless (ZVS is achieved). When the gate to source voltage 
reaches targeted value VGSN at t2, the transient is finished and 
the gate charge is calculated by integrating the gate current 
from t0 up to t2. Finally, the gate-charge dependence 
GNMosi^ GSJvtm], w^n], ILOAD[k\) is obtained. The circuit in Fig. 
4f) is used to calculate reverse-recovery energy loss of the 
NMOS body diode. Once again, the NMOS is turned-off since 
the gate is connected to the source via small resistance RQ. 
Initially, all the current is carried by the body-diode. At time t0 
the ideal switch is turned-on, imposing positive voltage at the 
drain, thus turning-off the body diode. The inductance L is 
used to limit the slew-rate of the body-diode current and it 
Figure 5: Spice simulation - PMOS turn-on energy loss and gate charge 
calculation: gate current iG (orange, solid), PMOS gate to source voltage 
vGs (violet, dotted), PMOS source to drain current ÍSD (yellow, dotted), 
intermediate voltage vM (red, dotted), PMOS source to drain voltage VSD 
(dark green, solid) and PMOS source to drain power loss pSD (light green, 
solid). 
should be selected based on the slew-rate of the PMOS source 
to drain current from simulations performed with the circuit 
from Fig. 4d). When inductor current reaches load current at t1; 
the body-diode enters in reverse recovery mode, creating 
energy loss. The transient is finished at t2 when the diode 
current returns to zero. Integrating the product of the body-
diode current and the voltage from to to t2, the reverse-recovery 
energy dependence En^.^w^n], ILOAD\^\) is obtained. 
IV. ENERGY-BASED MODEL 
As shown in chapter II, in order to calculate the losses of 
the switching structure it is necessary to model nine functions, 
which are presented in Table I. Most of the functions are 
defined with two input variables (the width w and the current 
I) and they are based on a finite number of calculation. In the 
case that the dependence Y is defined with three variables 
(e.g. .RNMOS (*%, VGS, I)), the gate to source voltage is declared 
as parameter and interpolation is performed, once again with 
the width w and current I. In order to perform interpolation 
between those Spice calculations, a model has been derived 
using piece-wise linear planes providing continuity of the 
estimation. The generation of the model is presented in Fig. 6. 
The interpolation is crucial for the usage of the model in order 
to obtain continues dependence while maintaining the 
derivative tendencies. 
In general, the obtained results can be defined as Y(w[i], 
I\j]), where Y is the calculated value (energy, charge or 
resistance) and w[i] and I\j] represent input variables of the 
modeling function. Both of the input variables are arrays where 
/ and j are indexes of the corresponding array, and they can 
have values from 1 to N+l and 1 to M+l, respectively. 
Therefore, in the rest of the paper the series w[i] and I\j] will be 
noted as w, and /,, while Y(w[i], 7Tj]) will be noted as 7y. 
a) WMIN 
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Figure 5: Basic modeling cell: a) Input plain defined by w[i] and I\j\; b) 
interpolation between four input points, input sub-domains, intermediate 
point YINTÍJ; and c) the output plains and calculation of y(w,L) 
As mentioned above, in order to interpolate the output 
plane, for each four values of the output, 7y, Yi+1J, YiJ+1 and 
Yi+ij+i, with their corresponding input coordinates, (w„ /,), 
(wm, Ij), (w„ Ij+i) and (wi+1, Ij+1), firstly, additional point YINTiJ 
has been added as presented in Fig. 6b). The additional point 
value is defined by 
Y +Y +Y +Y 
lINTi,j 
(1) 
while its input coordinates (wINTi, IINTj) are 
w INTi 
lINTj 
2 
I2J+IJ+1 
2
 • (2) 
Using additional point YINTi¿, the output plain has been 
interpolated using four linear plains defined by the additional 
and two extreme points, while the input domain has been 
equally divided in to its corresponding sub domains. In other 
words, the input sub-planes are defined by 
SINU,j • (W,Jj)ÁWl+l,ljliWlNT.^lNTj) 
SIN2i,j '• (Wi+lJj)ÁWi+\,lj+\)ÁwINTi^INTj) 
SIN3i,j '• (Wi+lJj+l)ÁwiJj+\)AwINTi^INTj) 
SIN4i,j '• (wiJj+\)ÁWi,lj)ÁwINTiJlNTj) 
(3) 
and the input sub domains are related with theirs corresponding 
output planes 
^MUJ ~^^OUT\i,j '• Yij-,Yi+ij-,YjMTi,j 
^M2i,j ~^^OUT2i,j '•Yi+ij-,Yj+lj-+1,Y1NTjj 
^IN3i,j ~^^OUT3i,j '•Yi+ij-+i,YjJ-+1,YINTjj 
^IN4i,j ~^^OUT4i,j '•Yij+i,Yij,YmTij (4) 
As mentioned, the output planes are linear functions of the 
input sub-domains, thus, for each point (w, I) of the 
corresponding input sub-domain, its output plain is defined by 
(w,l)e SINlhJ => yx (w,l)=aU]w + bUJI + cUJ 
(w,l)e SIN2hJ => y2 (w,l) =a2iJw + b2lJI + c2iJ 
(w,l)e SIN3hJ => y3 (w,l) =a3hJw + b3lJI + c3lJ 
(w,l)e SIN4lJ=>y4(w,l)=a4lJw + b4lJI + c4lJ 
where akiJ, bkiJ and ckiJ (k=l, 2, 3, 4) are constants obtained 
solving systems 
aU,jWI+l+buJj+CU,j =Y,+lj 
a\i,jWINTi +°\ijIlNT j +C\i,j = YINTi,j 
a2,,jW,+ l+b2,,jIj+C2,,j=Y,+l,j 
a2,,jW,+ l+b2,,jIJ+l+C2,,j = i W l 
a2i,jWINTi +b2i,jIlNTj +C2i,j = YINTi,j 
a3,,jWM + b3,JJ+l + C3,,j = YM,J+l ( 6 ) 
a3i,jWINTi + b3i,j*INT j +C3i,j =YINTi,j 
a4,,jW,+b4hjIj+l+C4U=YU^ 
a4,,jW,+b4,,jIj+C4,,j=Y,,j 
a4i,jWINTi + b4i,j*INT j +C4i,jb = YINT i,j 
In order to calculate the output for input variables w and /, a 
three step procedure needs to be followed to use the model: 
1. Find series indexes /' andj which satisfy 
w, <w <w i+\ 
IjZl<Ii+1 (7) 
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Figure 6: Total losses: Estimation of CCM (blue solid line) and DCM 
(red solid, x marker), Spice calculations CCM (green, square) and DCM 
(violet, triangle) 
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Figure 7: PMOS source to drain losses: Estimation of CCM (blue solid 
line) and DCM (red solid, x marker), Spice calculations CCM (green, 
square) and DCM (violet, triangle) 
2. Determine the sub-domain in the input plain 
(w,l)eSMklJ,(k<E[lAÍ) (8) 
Load corresponding coefficients ak ¡j, bk,_, and ck ¡¿ from a 
look-up table and calculate the output using (5) 
V. RESULTS AND DISCUSSION 
In this chapter, the validation of the model is presented. 
The model has been developed for an input voltage of 5 V, 
maximal driver current of 80 mA, driving voltage from 3V to 
5V with a step of 0.5V, MOSFETs currents from 0 to 800mA 
fsw = 5 MHz 
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Figure 8: PMOS gate driving losses: Estimation of CCM (blue solid line) 
and DCM (red solid, x marker), Spice calculations CCM (green, square) 
and DCM (violet, triangle) 
with a 100mA step, and MOSFETs widths from 2 mm up to 
30mm with a step of 2 mm. The model is applied to calculate 
buck converter power losses using Cadence software as the 
reference simulation. The buck is converting 5 V to 1.2 V, the 
driving voltages are 5 V and it is designed with lossless output 
filter composed of 465 nH inductor and 800 nF output 
capacitor. The Spice calculations have been performed for 
three scenarios: in the first one the converter is switching at 5 
MHz while the widths of both PMOS and NMOS are 16 mm; 
in the second, the converter is switching at 10 MHz while the 
widths of both PMOS and NMOS are 12 mm; and in the third 
the converter is switching at 15 MHz while the widths of both 
PMOS and NMOS are 10 mm. 
The comparisons of the Spice calculations with the model 
estimation are presented in Fig. 6-10. In all figures, the losses 
calculated by the model in CCM operation are shown with the 
solid blue lined, while in DCM operation are presented with 
solid red lined with x marker. The Spice calculations are 
presented with green square marker for CCM operation and 
violet triangle for DCM operation. In Fig. 6 comparison of 
total losses of the converter are presented. It can be seen that 
the model predictions are in good agreement with obtained 
Spice calculations for both CCM and DCM operation. In Fig. 
7 the drain to source PMOS losses (without the driving losses) 
are presented for all three scenarios, while the Fig. 8 shows 
PMOS driving losses. One again the Spice calculations are in 
good agreement with the estimations. Fig. 9 and Fig. 10 
present the drain to source NMOS losses (without the driving 
losses) and NMOS driving losses are presented for all three 
scenarios respectively. Although the model predicts NMOS 
driving losses with relatively high accuracy, an error is present 
in NMOS drain to source losses due to the sensitivity of the 
model on estimated dead times (/dead N2P and /dead P2N)- In 
addition, it is assumed that NMOS is switching with ZVS. 
which is not the case since prior to the switching, NMOS is 
blocking the body-diode voltage. As the switching frequency 
Í ó 
100 150 200 250 300 
IOUT [mA] 
350 400 
Figure 9: NMOS source to drain losses: Estimation of CCM (blue solid 
line) and DCM (red solid, x marker), Spice calculations CCM (green, 
square) and DCM (violet, triangle) 
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Figure 10: NMOS gate driving losses: Estimation of CCM (blue solid line) 
and DCM (red solid, x marker), Spice calculations CCM (green, square) 
and DCM (violet, triangle) 
is increasing, those losses components have bigger influence 
on the error. 
In the Table II statistical parameters are shown. It can be 
seen that maximal absolute error in total power loss estimation 
is 5.06 mW for the output power range from 60 mW to 600 
mW and that standard deviation is 2.1 mW. The relative errors 
are normalized to the output power, giving the maximal 
relative error of 4.43%, while the relative standard deviation 
of the error is 1.89%. Regarding the losses components. 
PMOS losses are estimated with relatively high accuracy, 
obtaining for drain to source losses maximal error of 1.06 mW 
(1.4% relative) and standard deviation of 0.58 mW (0.5% 
PTOTAL 
PpMOStotal 
PpMOSdrv 
PNMOStotal 
PNMOSCII-V 
PTOTAL 
PpMOStotal 
PpMOSdrv 
PNMOStotal 
PNMOSCII-V 
TABLE ii. ERRORS OF THE MODEL 
errAVR [mW] 
1.7415 
0.4926 
0.2485 
1.5711 
0.2763 
errA™
REL
 [%] 
1.2524 
0.3603 
0.2681 
1.33 
0.3421 
errMAx [mW] 
5.0624 
1.0661 
1.1638 
3.8663 
1.8347 
errMAx
REL
 [%] 
4.4331 
1.4011 
1.9397 
3.5414 
3.0578 
o[mW] 
2.1233 
0.5808 
0.3561 
1.7554 
0.5072 
<^L [%] 
1.8998 
0.5074 
0.5423 
1.8655 
0.8126 
TABLE III. L O S S E S B R E A K D O W N FOR 5 M H Z 250 m A 
PpMOSCond 
PpMOSturnon 
PpMOSJurnoff 
PpMOStotal 
PpMOS_gate 
PNMOSCond 
PNMOSrevrec 
PNdiode_P2N 
PNdiode_N2P 
PNMOStotal 
PpMOS_gate 
PLOSSESTotal 
Estimated [mW] 
5.7 
0.19 
2.92 
8.81 
4.2 
4.91 
1.42 
1.45 
0.11 
7.89 
3.72 
24.62 
Cadence [mW] 
8.708 
4.271 
5.23 
3.79 
21.55 
error [mW] 
0.102 
-0.071 
2.66 
-0.07 
3.07 
relative), while driving losses have maximal error of 1.16 mW 
(1.94% relative) and standard deviation of 0.36 mW (0.54% 
relative). As shown previously, NMOS losses are exhibiting 
bigger error: for NMOS drain to source losses, maximal error 
is 3.87 mW (3.54%) and the standard deviation is 1.76 mW 
(1.87%), while for NMOS driving losses, the maximal error is 
1.83 mW (3.06%) and standard deviation is 0.51 mW (0.81%). 
Table III shows breakdown of the losses for 5 MHz 
converter at 250 mA of output current, while Fig. 11 shows the 
waveforms of the MOSFETs currents, inductor currents and 
NMOS drain-to-source voltage. Once again it can be seen that 
the model is predicting total losses with the small error of 3.07 
mW at 300 mW of output power. Also it can be seen that the 
PMOS losses are estimated with small error: 102 uW for drain 
to source component and 71 uW for driving losses. Similarly. 
NMOS driving losses are estimated with 70 uW error. The 
main part of the total error originates for NMOS drain to 
source an error which is 2.66 mW or 86% of the total error. 
Figure 11: Buck converter waveforms: PMOS current (yellow), the 
inductor current (light blue), NMOS current (pink) and NMOS drain-to-
source voltage (blue) 
VI. CONCLUSIONS 
In this study, the energy-based analytical model for power 
switch loss estimation is presented. The model is based on 
discrete number of calculations performed on Spice 
simulations for each loss component of the switch. The model 
takes into account all the losses contributions, allowing better 
optimization of the inductor based power converter of the 
PwrSoC system. As presented, the model is validated on a 
Buck converter with lossless output filter using Spice 
simulations for three scenarios. The calculated losses are in 
relatively good agreement with measured results, achieving 
maximal absolute error in the total power calculation of 5 mW 
while the average error and the standard deviation are 1.74 mW 
and 2.12 mW for the output power range from 60 mW up to 
600 mW. 
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